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Abstract 
Powell, P. and V. Ngo, Complexity of optimal vector code generation ( Note), Theoretical Computer 
Science 80 (1991) 105-l 15. 
Computers with multiple functional units allow a set of instructions to execute concurrently. An 
optimizing compiler for these computers needs to schedule its generated scalar and vector code 
to maximize the runtime performance by minimizing the machine’s idle time. Chimes are used 
to measure the computational length jcpu time) of the generated vector code of a given vector 
expression tree. This paper shaws how to calculate the minimum number of chimes of the optimal 
vector code for a vector expression tree. We prove that a code generation algorithm which generates 
optimal code is computationally intractable, even when generating code for a machine with an 
infinite number of vector registers. This result indicates that heuristic approaches to the code 
generation problems are n ceded. 
1. Intrsduction 
Computers with multiple functional units allow a set of instructions to execute 
concurrently. An optimizing compiler for these computers needs to schedule its 
generated scalar and vector code to maximize the runtime performance by minimiz- 
ii:g the machinc’s idle time. Figure 1 is a block diagram of a multiple functional 
unit (FU) vector computer. The multiple functional units allow concurrent execution 
of a set of vector instructions. Both scalar and vector instruction fetching, decoding, 
and issuing are carried out by the instruction processing unit (IPU). When a vector 
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Fig. 1. Block diagram of a multiple FUs vector computer. 
instruction is detected by the IPU, the required functional unit and operand registers 
are reserved for a number of clock periods or ticks determined by the vector length, 
and the instruction is then issued. Subsequent vector instructions using the same 
set of functional units or operand registers cannot be issued until the reservations 
are released, corresponding to the instruction completion. Two or more conflict-free 
vector instructions, i.e. instructions which use different functional units and different 
vector registers, may be executed concurrently and such concurrent instructions can 
be issued by the IPU in consecutive -lock ticks. 
Sequential issue and execution of instructions without overlapping execution 
results in maximum computation time. In contrast, minimum time is reached when 
the maximum number of instructions is simultaneously executed throughout the 
computation. An optimizing compiler needs to order the generated vector code so 
that runtime performance is maximized by minimizing the total hold-issue times. 
There are two basic types of vector instruction parallelism: independent vector 
operations which do not interact with other instructions and chainable operations 
which combine successive computations. A set of instructions may be chained when 
the partially generated results produced by one FU can be used immediately by a 
smcond FU. Chaining permits successive operations to be initiated as soon as a 
sufficient amount of an operand becomes available, and chained instructions carried 
out by different FIJs have significant enhancement of processing speed. Chaining 
can be regarded as a high level version of the lower level instruction execution 
pipeline applied to vector operations. 
A timing diagram for the <valuation of the vector expression b * c + d is shown 
in Fig. 2. In this example we have assumed our machine architecture has FUs for 
multiplication and addition with a start up time (SU time) of two clock ticks to 
produce the rst results and additional results every clock tick. f the multiply 
instruction is issued at time to, result h[l] * c[ l] is available at L, b[2j * c[2] at t3, 
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Fig. 2. Pipeline timing diagram with and without chaining. 
etc. As shown in Fig. 2a, if we have independent FUs, the multiply FU must finish 
the entire vector operation at tick f4 before the add FU can start processing, and 
the final result is available at f8. With chaining, as illustrated in Fig. 2b, the 6[ l] * c[ l] 
value available at tz will allow the add FU to start operation, and produce the first 
and last results of 6 * c + d at L, and f6, respectively. 
The start-up time for a vector instruction is the time from the initiation of the 
vector instruction (or reservation of the FU) to the start of processing of the first 
operand pair, the latency is the time taken to produce additional individual results, 
and theflush time is the time from accessing the last operand pair and to outputting 
the final result. In general, the time required to complete the execution of a single 
vector instruction of vector length L is given by [7]: 
t=tb+t,*(L-1)=(rb-r,)+t,L=to+t,L (1) 
where ti is the sum of the sta ush times, t, is the average latency between 
successive operand pairs. 
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The overhead time t, = th- t, is a limiting factor in the rate at which we can 
process vector instructions. Let t,, denote the average overhead time and tal denote 
the average latency time of each FU. The total processing time of N independent 
vector instructions is 
t = N( t,, -!- t,, C) = Nt,, + NLt;,, 
and for a chain of N vector instructions we have 
t = Nt,, + Lt,, . 
When chaining, the total execution time is decreased by the number of instructions 
that are chained together. 
In this paper, we will assume that the vector length L is sufficiently large to 
dominate the computation time of a vector operation, i.e. tog Lt,. Furthermore, if 
there are n functional units on a machine, only n vector instructions can be 
simultaneously carried out. If they are all busy when a vector instruction needs to 
be initiated, the initiation will be delayed until the required FU becomes available. 
Also, the time taken by the IPU to dispatch or issue instructions to the n vector 
units is negligible compared to the active or reservation time needed to carry out 
the issued instruction. 
We will assume that if the IPU cannot immediately issue a vector instruction then 
it waits for all ongoing operations to complete. This is similar to the notion of an 
instruction pipeline flush, extended to the vector processor model. For example, 
using the model in Fig. 2a, if the next instruction to be issued was a multiply then 
it could not start or be issued until ts, and in Fig. 2b until ts. We will call a chime 
a period in which some FUs are active, but no further vector operations can be 
issued or until all currently active operations complete. Thus, the length of the 
chime in Fig. 2a is 8 units and the chime in Fig. 2b is 6 units. For simplicity, we 
will assume that all vector operations have the same vector length, i.e. the same 
number of output results. A chime may have several independent vector operations 
as well as chain operations associated with it. Since the vector length is assumed 
to be the dominant factor in the execution time of a vector instruction, the execution 
time of a chime with multiple vector operations is approximately the same as that 
of a chime with a single vector instruction. 
Given the above model and assumptions, the problem of minimizing the total 
execution time of a program whose dominant factors are the vector length and total 
number of vector instructions is equivalent to the problem of minimizing the number 
of chimes during execution. Minimizing the chime count for a vector expression is 
closely related to the problem of instruction scheduling with precedence and resource 
constraints, i.e. the limitations on the number of available registers, the number of 
FUs, the information flow between vector instructions, and memory (data) fetching 
and storing conflicts. Related work in the context of automatic code-generation [2] 
demonstrated a linear time algorithm that will produce optimal chaining for vector 
expression trees. These algorithms assumed that multiple chains and multiple 
independent computations will result in multiple chimes. However, this assumption 
Complexity qf’optirnal vector code getleration 109 
may be valid, as can by considering Fig. 2b. If we add one FU to 
perform logical operations and another to perform shifting operations, then we can 
overlap (X & y) < < z with b * c + d as long as operands can be fetched from memory 
without conflict. Thus the two sets of operations can be performed in parallel, 
contradicting the assumption of [2). 
It turns out that we can easily determine an upper and lower bound on the number 
of chimes needed for a vector expression. However, even with these relaxed assump- 
tions, the general problem of finding a program with the minimum number of chimes 
is intractable. Thus, while we can state the minimum number of chimes, in the 
general case finding an instruction sequence which achieves it may be difficult. In 
practice we can now use heuristic methods to generate possible evaluation sequences 
and check them to see if they achieve the optimum or determine how closely they 
come. if the heuristics fail, we can then use more complex code generation methods 
to find the optimum sequences. 
We will show these results in the following sections. Section 2 formally defines 
our machine model and the above restrictions. Section 3 will develop the lower and 
upper bound limits and its complexity. Section 4 will show that the general problem 
of finding an instruction ordering or program that obtains the lower bound is 
intractable. 
2. Machine model 
The vector programming model is a register to register machine that supports the 
vector operations on a set of vector registers. We will simplify the register allocation 
problem by assuming that the number of vector registers u, , v2, . . . is unbounded 
and that all of the registers are the same size or length. The following vector 
operations on vector registers are provided: 
(1) Vector load: v, + meTi and Vector store: mem, + uia 
(2) Unary operations: vi * OP( tl;), where vi f vi, such as complelnent, etc. 
(3) Binary arithmetic-logic operations: vj + ZJi OP vk, where vi # ZJi and vi Z ok, 
but t)i = ok is allowed; these include +, *, /, etc. Operands can be constant values. 
Vector operations are performed by functional units (FUs), and we will assume 
that there is a maximum of M FUs (Fig. 1). The memory ports used for load and 
store operations will be treated as FUs. A FU can perform only one of several 
possible operations at any given moment, and will be reserved or dedicated to 
performing the particular operation for the entire time it takes to process the entire 
vector register plus a predetermined start-up and flush time. An instruction is issuable 
to a FU (i.e. can be accepted by a FU for evaluation) only if the FU is not carrying 
out a previously issued instruction and the required operands are available; execution 
of instructions may not be preempted. 
There will be a singl. instruction processing unit (IPU) which issues vector 
instructions in sequence, and will become blocked or unable to issue new ones to 
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the FUs until the current instruction is accepted by a FU. When it becomes blocked, 
all ongoing FU operations must complete before the next instruction can be issued. 
The period in which no further instructions can be issued due to such a blockage 
is a chime. 
As outlined in the introduction, instructions may be chained together for better 
performance. Two operations are chained only if: (a) each operation is carried out 
by separate FUs and (b) the result-register ofthe first operation is an operand-register 
of the second operation. Since both load and store operations are performed by a 
memory functional unit, a chained operation may include load and store operations. 
The chime computational model does not depend on machines that supports 
chaining. Since an independent operation can be treated as a chain operation of 
length 1, the chime model applies equally well lo machines that do not support 
chaining. Hence, the task of generating optimal vector code for machines that only 
support independent vector operations (no chaining) is equa!ly complex. 
3. Lwerhpper bound on complexity 
The vector expression E can be written as an expression tree, with each leaf node 
in the tree corresponding to a memory fetch and internal nodes to vector instructions. 
Let F=f,,f,,..., fM be the M FUs, and partition F into k groups {g,, g2,. . . , gk} 
such that all functional units in each group are identical, i.e. all perform the same 
set of vector operations. If each functional unit performs a unique operation then 
k = M and each group contains a single unit. For expression E let FUSEi( E) be 
the number of nodes of the expression tree for E that can (must) be executed by 
an FU in group gi- If there is a single FU in each group gi then only one node in 
FUSEi( E) can be evaluated at a time. In terms of our chime model this requires a 
minimum of FUSEi( E) chimes to evaluate all such nodes. If all the FUs perform 
unique operations or there are no two groups of FUs that have a cocmmon operation 
(the usual case in practice), then we can extend this to the gi groups. The lower 
bound LB or minimum number of chimes needed to evaluate E will be 
LB = ,IllEXk FUSE, ( E ). -1 
The upper bound is reached when no instruction can be performed in parallel with 
any other. Hence, the upper bound (UB) will be 
UB= # nodes in E = i FUSEi( E). 
i=l 
On machines with multiple occurrences of the same FU, i.e. gi > i, the nodes in 
FUSEi( E) will take [ FUSE;( E)/gi 1 chimes to evaluate as at most gi can be 
simultaneously active. Thus, the lower bound is determined as 
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If no chaining is allowed then the upper bound is UB = IF= I FUSEi( E) as 
otherwise the upper bound will be UB = I:=, [l;‘usE,(E)/gi]. 
4. Complexity 
Theorem 1. Using the model oj’ the previous ection, the problem offinding an 
vector instruction sequence (OVI) for E, i.e. a code sequence with minimum 
of chimes, is NP-complete. 
optimal 
number 
Proof. The proof outline is as follows. First, the problem statement of the PARTI- 
TION PROBLEM (PP) which is known to be NP-complete is given. We then show 
that the PP can be mapped to an instance of OVI in polynomial time by constructing 
an expression tree T with the property that the optimal code for T has minimum 
number of chimes iff the PP has a partition. The tree construction process is simplified 
by assuming that the machine model has non-identical FUs, i.e. that an indefinite 
number of vector operations can be specified. A similar construction can be used 
for the case of multiple identical FUs but is more complex. 
The PARTITION PROBLEM 
Given a set A={a,,az,..., a,} of positive integers such that C ai = S9 does A 
have a partition P such that Ci~p ai =CiEp ai = S/2? 
This problem has been shown to be NP-complete, i.e. the answer cannot be found 
by a non-deterministic Turing Mai%ine in polynomial time. 
We will construct an expression tree T with the property that the optimal code 
for the expression corresponding to T has 25 chimes iff A has a partition, and that 
this construction can be done in polynomial time. 
Lemma 1. The optimal vector code sequerpe for a forest S of trees with minimum 
overall chime count is the same as the optimal vector sequence for a single tree with a 
fictitious root T whose children are exactly those in S, provided the execution time of 
T is zero. 
Proof. Trivial. Cl 
In our tree construction, the nodes of the tree will be labeled with vector operations. 
The load or store operations will appear only on leaf nodes, but arithmetic operations 
may appear on leaf or interior nodes. If a tree has a load or store operation, then 
we label it as an L type of tree, otherwise we label it as an I type. The chime count 
cc( T) of a subtree T will be the ordered pair {type, chimes), where type is either L 
or 1, and aide-._ -Lz*~~ is the nwnber of chimes needed by the evaluation. If we have a 
single FU for a particular operation and I occurrences of the operation in the 
subtree, then the minimum chime count will also be t, as discussed in previous 
111 
before, 
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section. Figure ;a and b show L and I trees, each requiring a minimum of three 
chimes tc compute. The tree in Fig. 3a has three load operations, and thus requires 
three chimes to evaluate. te that some of the load operations can be chained 
with the add operations as there are no conflicts. 
Let a and b be arbitrary nodes of the expression tree corresponding to vector 
operations and let i3 and + be binary relations defined on all nodes as follows. If 
a a b then a must finish before b can be issued, i.e. we have a FU conflict or partial 
ordering imposed by the e ession tree. If a$ b then a must be issued before b, 
i.e. a is a descendant of b i e tree. Finally, we divide the FUs into three sets m,, 
m,, and m,, placing all th emory port FUs in m,. We construct T by generating 
a tree with the structure s wn in Fig. 4. It should be clear that the subtrees of T 
can be constructed so tha satisfy the precedence relationship: 
Furthermore, the Tlai and subtrees correspond to the partition problem PP 
values ai of A, and by suita choice of operations and number of FUs available 
to perform the operations, the subtrees can be constructed to have the following 
lower bound chime counts for each outlined block in Fig. 4. Let FU_REQ( T) be 
the set of FUs required to evaluate subtree T, 
cc( T,) = {L, S/2}, FU-REQ( T,) E m, , 
cc( T?) = (I, I}, FU, 
cc( T6) = {L, S/2), FU_REQ( T6) E m3, 
cd Td = {I, S/2), FU_REQ( r3) E m,, 
CC(T&{L,~,), FU_REQ(T&m,, lsisn, 
CC( T4) = {L, S/2), FU- REQ( T4) E m, , 
cc(T~j)=(I,a,}, FU_REQ(TJem,, l<i<n, 
wherex:, ai=S. 
- Chaining 
- - - - No Chaining 
(a) 
0 * 
I 
0 * 
I 
I 
0 * 
(b) 
Fig. 3. ‘Trees with chime counts of i L, 3) and (L, 3). 
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Fig. 4. Construction of tree T. 
As constructed, the subtrees Tl , T3, T4, and T6 will take a minimum of S/2 
chimes to execute. Subtree Tz takes a chime to execute, and while it could be chained 
into T,, it cannot be chained into Tz. Thus, it acts like a fence to prevent us from 
chaining operations in T, and T3. Similariy, Ts I~ UUI *P1-d as a fence between T4 and 
T6. We have mapped the PARTlTION PROBLEM (PP) into the tree by constructing 
a forest of trees TIUj and Tz,i, where each Tlui and Tzai correspond to an individual 
value in the set A of the PP problem. The root T will be the common ancestor of 
all Th and Tzai. 
. The tree T requires at least 2s chimes to execute. 
The chain of tasks T, Jo Tz 8 T3 d T3+ T5 d T6 requires at least 2S chimes, since 
none of the trees constrained by the relcrtion “a” can be overlapped, as illustrated 
in Fig. 5. Cl 
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Fig. 5. Chimes schedule needed for 2s partitioning. 
Lemma 3. If an optimal schedule of length 2s exists, then there is a critical FU or 
resource in gro:rp m2 such that during the interval (0,2S) the critical pl‘ti- cannot be 
idle more than (S/2 - 1) chimes. 
Proof. We have constructed the subtrees so that there are a total of 3S/2+ 1 
operations in T2, T3, Tzi, requiring a single FU in m2, and it cannot be idle more 
than this many chimes. Cl 
roof of Theorem 1. We have shown that we can map an instance of the PP problem 
into o‘dr OVC problem. It should be clear from the tree construction that this can 
be done in polynomial time. Figure 5 and Lemma 3 show that the OVC has a 
schedule with at most 2s chimes only if A has a partition, satisfying the first 
requirement for NP completeness. Conversely, we will show that if there is no 
partition then all schedules for OVC must take more than 2s chimes. Assume there 
is an schedule of length 2s and A has no partition of size Sj2. Let V be the subset 
of A corresponding to the computations cheduled during the interval (S/2, S) on 
FU group ml. 
Case 1: Cicv Tiai B S/2. Tlai may not be scheduled without delaying T, or T4 
which violates Lemma 1. 
Case 2: Ci~ v Tlai < S/2. If this is true, m2 is idle during part of (S, 3S/2) which 
violates Lemma 2. 
Hence, the schedule length must be more than 2s. 0 
For a given vector expression tree, the upper and lower computational bounds 
are determined by the chime count of an optimal vector instruction sequence. While 
the upper and lower bounds are easy to determine, it has been shown that the 
problem of generating the optimal vector code sequence is NP-complete, even for 
a machine with an infinite number of vector registers. The simple upper and lower 
bounds have a p enefit in justifying the use of good heuristics, which may 
easily obtain the minimum. 
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